

NanoCMOS and Tunnel FETs for the end of the Roadmap

NGC 2017

September 2017, Tomsk

Francis Balestra Grenoble INP-Minatec / CNRS

Introduction: Challenges

We are facing dramatic challenges dealing with future nanoscale devices:

- Performance
- Power consumption ↑
- Many new materials and device architectures needed (transistors, memories)
- Device integration (2D, 3D)
- Interconnects (Traditional, Optical, RF, carbon/2D materials)
- Ultimate technological processes (EUV, immersion multiple patterning, multi ebeam, imprint lithography, self-assembly)
- Novel functionalities (sensing, EH, RF) using nanodevices and nanomaterials

=> needing disruptive approaches especially new devices using innovative materials

Big challenges to continue More's law:



- 50% area reduction
- 25% performance increase @ scaled V_{DD}
- 20% power reduction
- 30% cost reduction
 - every 2-3 years
- ⇒ Novel Lithography, Materials, Architectures, Physics, State variables... using green & sustainable technologies / power_scarce & toxic materials
- \Rightarrow Several 10⁹ devices/circuit in Electronics: complex
- ⇒ Human kind: 100x10¹² Synapses/Bacteria in brain/gut: extremely complex (sustainability / link with toxicity)! Very far from this performance/low power!

Slowdown of Vdd scaling and increase of subthr. Leakage: => 1 of dynamic and static power consumption





Parallelism (multi-core) is a key technique to improve system performance under a power budget



Possible Solutions for ULP Systems

- Very big amount of exchanged and stored data
- Exponential ↑

=> Reduction of energy consumption : main challenge for future electronic systems

=> A number of innovations will be needed:

-transistor, memory, devices, interconnects technos -circuit design techniques -systems architectures -embedded software

Possible solutions

Ex : Transistors : energy consumption ~ 10⁴ kT today
 => limit ~ kT (*landauer limit for irreversible switching*)

=> could be reached with nanodevices using **new physical** concepts/materials/architectures and technology breakthroughs

=> strong \downarrow static (Ileakage) and dynamic (CV²) circuit consumption, with e.g.:

-electron transport (FD-SOI, MG, Nanowires, CNT, TFET, FeFET...) -spin (SpinFET...)

-electromechanical properties (NEMS...)

-combination with alternative materials: Ge, III-V, Fe, 1D, 2D...



Nanoscale FET roadmap for low energy, scaling, high perf., new functionalities



Scalability for CMOS: Natural Length

$$\lambda_n \cong \sqrt{\frac{1}{n} \frac{\varepsilon_{sc}}{\varepsilon_{ox}}} t_d t_{ox}$$

\Rightarrow decrease: -tox

-**td** (depletion **width/Si film/NW** diameter) -> SOI/FinFET/multi-gate/GAA/2D

-Esc (Si better / Perf. boosters Ge and III-V)

⇒ increase: -€ox (high k) -n (number of gates)

Power challenge due to subthreshold slope limit and lower limit in energy per operation



Reducing threshold voltage **by 60mV** increases the leakage current (power) **by ~10 times** CMOS has a fundamental lower limit in energy per operation due to subthreshold leakage



IMEP-LAHC

F. Balestra NGC 2017

Possible solutions for reducing Sub. Swing

-Solutions for reducing S:



- ⇒ Decrease of the transistor body factor m: UTB/MG/NW/CNT/Graphene/2D (m~1) or m<1: NC-FET with Fe materials, MEMS/NEMS ...</p>
- ⇒ Reduction of n: modification of the carrier injection mechanisms (or low T°):
 I.I. (high V), BTBT with novel materials ...



F. Balestra – NGC 2017





Subthreshold swing of FD SOI MOSFETs ⇒Down to 60mV/dec for UTB at 300K 1st deep depleted SOI MOSFET, F. Balestra, ESSDERC'1984 & SSE 1985 & PhD 1985, JP. Colinge EDL 1986



60 mV/dec numerical simulation (Balestra PhD'85)

60mV/dec experiment (Colinge EDL'86)

F. Balestra

Impact of ultra-thin BOX on FD SOI DIBL and leakage

Channel thickness necessary to have a DIBL of 100mV/V as a function of channel length



[F.Andrieu et al., VLSI 2010]

F. Balestra

IMEP-

Multi-gate for very low power and HP: Scaling (td, n), Power (S) & Performance (μ)



High-k gate oxide & metal stack

Doubleor multi-gate Silicide Schottky barriers

IMEP-LAH

=> Fully Inverted MOSFET (Balestra EDL'87)

F. Balestra

Subthreshold swing in double-gate SOI MOSFETs

E. Rauly, SSE vol. 43, 1999.

Numerical simulation of subthreshold swing for various types of extremely thin (tsi = 10 nm) SOI MOSFETs $(Lg = 0.05 \ \mu m)$



→ Improvement of the swing : - with reducing the Si film doping

- with a back gate accumulation (Vg2 = -40 V)
- for a double gate SOI MOSFET with volume inversion

DIBL versus device architecture: 1G, 2G



Comparison of S for sub-10nm Lg for: Ω-gate sSi and InGaAs NW, GAA CNT (≠d), DG sSi UTB Very good S down to 5nm Lg, but.... >60mV/dec !



(simul. M. Luisier, IEDM11):



Hybrid Si/TMD Using Solid CVD Few-Layer-MoS2 Stacking

Min-Cheng Chen, IEDM 2014



Si/MoS2/Hf02/TiN Hybrid FinFET and NW



 $\mu \nearrow$ in Si/MoS2 vs Si FinFET (but need to be evaluated at given loff)



Id ↗ in FinFET & NW for Si/MoS2

MoS2 with 1G SOI and DG with 1-3 layers vs Si UTB DG MOSFETs (simul.)

W. Cao, IDEM 2014



Best S and DIBL for DG MoS2 (1L) But similar as sSi Ω-gate NW with d=3nm Also need good Nit control

IMEP-LAHC

Comparison of scaling limit for TMDs, Phosphorene/BP and Si

(Modeling, P. Zhao - IEDM'15)



Lgmin vs Tchannel for 2G Si (ϵ =12), BP (ϵ =9, Tch=0.3N), TMDs (ϵ =4, Tch=0.7N) => Best for TMDs / BP

(N=nb of layers, cox=4)

(Rem: high effective mass along the channel for 2D materials => S-D tunneling could \downarrow / Si for sub-5nm Lg)

Mobility vs bandgap for various 2D materials and UTB semiconductors

(G. Fiori - IEDM'15)



 $\mu \nearrow$ when bandgap \downarrow

BP good trade-off but many technological issues

Ab-initio simulation of 2D MOSFETs



Best Idon for Black Phosphorous (AC: transport parallel to the armchair configuration) for n and p devices compared to several TMD channels (no Rsd)

M. Lusier, IEDM 16

Bandgap engineering in 2D materials by Electric field: Graphene

(Experimental, T. Chu - IEDM'15)



Ion/Ioff and Bandgap ↗ in Bilayer Graphene Ribbon (100nm) with transverse Electric Field (front 7nm HfO2 and back gate)



Bandgap engineering in 2D materials by Electric field: TMDs

(Experimental, T. Chu - IEDM'15)



Bangap in 1D structures



Ansari, Nano Letters 2012

Bangap \uparrow **when NW diameter** \downarrow for Semiconductors and Semimetals

=> Semimetal -> Semiconductor



Example: Sn NW (Ab-initio simulations)



L = 2.3 nm, Ø = 1 nm Subthreshold Slope=72 mV/dec I_{on} = 3000uA/um @V_{DS}=250mV

- \Rightarrow No doping in channel and S/D
- ⇒ Very good result but very small d needed <2nm for same Eg as Si (similar as graphene nanoribon)
- ⇒ **Need very good d control (variability)**



Ansari, Nano Letters 2012

Solutions for reduction of S below 60mV/dec

- -Strong reduction in Vdd and Emin possible using new physics/materials/devices with sub-60mV/dec subthreshold swing (*limit of MOSFETs at RT*):
- ⇒ Energy filtering: *Tunnel FET* (MOS- NW- CNT- or Graphene-based): BtB tunneling to filter energy distribution of electrons in the source (cuts off the high energy e/Boltzmann tail resp. for 60mV/dec): PB => Ion
- ⇒ Internal voltage Step-up: Ferroelectric gate FET (inducing a negative capacitance to amplify the change in channel potential induced by the gate): PB
 => long switching times
- ⇒ NEMS/NEMFET/relay: PB => voltage scaling, reliability
- \Rightarrow Hybrid devices: Fe TFETs, Phase Change materials, Atom Scale filament...



The quasi-ideal switch



• Quasi-ideal binary switch:

- 2 stable states (off, on)
- Ion: as high as possible
- loff: as low as possible
- abrupt swing (mV/decade)

IMEP-L

- very fast (<ns)

Small swing switch best parameters

To outperform CMOS:

-lon: range of hundreds of μA

 $-S_{avg}$ far below 60mV/dec for at least 4-5 decades of Id -Ion/Ioff > 10⁵

-Vdd<0.5V



Reduction of S below 60mV/dec: Very promising => TFETs

- -Very promising ones, **TFETs**, use **gate-controlled pin structures** with carriers tunneling through the barrier and not flowing over:
- ⇒ Interband tunnelling in heavily-doped p+n+ junction with a control of band bending with Vg and a reversed bias p-i-n
- => Ambipolar effect has to be suppressed by assymmetry in the doping level or profile, or the use of heterostructures



Tunnel FET



F. Balestra

Tunnel FET

- **Opportunities**: reduce by decades standby power
- Challenges for Tunnel FETs:
 - bandgap engineering
 - on-state performance improvement needed
 - exploitation of innovative (nano)structures





Major parameter for BTBT: Transmission probability



$I_{BTB} \propto T_{WKB} \approx \exp\left(\frac{1}{2}\right)$	$\left(4\lambda\sqrt{2m^*}E_g^{1.5} \right)$
	$\left[\frac{3\eta(\Delta\Phi+E_g)}{3\eta(\Delta\Phi+E_g)}\right]$

Parameter	Means of improvement
(m*)	Small effective tunnel mass, SiGe, III-V, CNT
EG	Source in SiGe, III-V heterostructures, strain CNT
x	3D geometry (wrap gate), high-k gate dielectric, thin gate dielectric

IMEP-LAHC

Tunnel FET on Si, SGOI, GOI

S=42mV/Dec, loff<0.1pA, but lon<0.1µA at Vd=1V (exp.)



 $I_D(V_G)$ characteristics of a L_G =100nm SOI TFET in p (left) and n (right) channel operation modes (t_{SI} =20nm; P30: pLDD, 30nm 2nd spacers). Local subthreshold slope at low as 42mV/dec is measured. We define V_{BuBr} as the voltage at which band to band tunneling occurs.



Extracted TFET ON current (at $V_{DS} = \pm 0.8V$, $V_{GS} = \pm 2V$) for 400nm gate length TFETs on $Si_{1x}Ge_xOI$ ($x_{Ge} = 0.15-30\%$, $t_{SiGe} = 20nm$), and GeOI ($T_{Ge} = 60nm$) substrates (in p & n modes).

IMEP-L

(F. Mayer et al, IEDM 2008)

F. Balestra

III-V channel TFETs

 * InAs TFETs (SG, DG, GAA NW): small bandgap and electron-hole effective masses inducing BTBT (Vg=Vd=0.2V) (*M. Luisier EDL 2009, Simul.*):





InAs NW TFETs



F. Conzatti IEDM 2011 (3D quantum transport simulation)

Subthreshold swing vs gate length for GAA InAs Nanowire TFETs for various wire diameters obtained by quantum simulation



Comparison of all III-V TFET architectures



⇒ QW-TFET best performance (InAs-GaSb-InAs Qantum Well)

IMEP-LAHC

-Graded source H-TFET with Tgrad=5nm -Quantum well TFET with Twell =3nm Dw=5nm, Lg=17nm, Ion at Ioff=5nA/µm

2D/WTe2 TFET

(Ab-initio quantum simulation, X.-W. Jiang - IEDM'15)





Best results for TMD layers obtained with **WTe2 TFET** for HP and LOP applications

Vd=0.5V, S/D doping 10¹³cm⁻²

Performance for Lg=7nm close to ITRS HP 2024 requirement

loff degradation for Lg<5nm

Comparison of Homojunction and heterojunction 2D TFET

(NEGF quantum simulation, W. Cao - IEDM'15)



Best results for Heterojunction WTe2-MoS2 TFET

(a) Conduction band minima (CBM) and valence band maxima (VBM) of several typical 2D semiconductors. Among them, MoS₂ and WTe₂ are the best combination to construct a heterojunction TFET (HTJT). (b),(c) Band diagrams and transmission spectrums at onset condition ($\Delta E \approx 2 \text{kT}$) for MoS₂ homojunction TFET (HMJT) and WTe₂-MoS₂ HTJT, respectively. (d) $I_d - V_g$ curve of MoS₂ MOSFET and HMJT, and WTe₂-MoS₂ HTJT. $V_{ds} = 0.5 \text{ V}$. $L_g = 12 \text{ nm}$.

2D (MoS2-WTe2) TFET

(Quantum simulation, J. Cao- IEDM'15)



Comparison TFET experimental results (<2016)



IMEP-LAHC



\Rightarrow S < 60 mV/dec for Id < 10 nA/µm



Vertical InAs/GaAsSb/GaSb NW TFET



Hybrid device:TFET-FeFET







Transconductance (g_m) vs. V_{GS} . The peak g_m is enhanced 118% by the NC integration.

M.H. Lee, IEDM'2013



F. Balestra

Hybrid device: Fe FinFET

(K.-S. Li - IEDM'15)



SS \downarrow for Fe FinFET / FinFET Fe material : Hf_{0.42}Zr_{0.58}O2

Hybrid device: 3D simulation of NC FinFET / FinFET



S \downarrow when Lg \downarrow for NC-FinFET with Internal Metal Gate due to reduced DIBL

H. Ota, IEDM 16

Hybrid device: Phase-Change Tunnel FET



S~4mV/dec for the PC-TFET at 300K for 3 decades of Id with vanadium dioxide exhibiting a metal-insulator transition by electrical excitation

Hybrid device: Atom-Scale metal filament MOSFET



-Metal filament (Ag, Cu) formed in Si at the Drain with a sufficient V ; breakdown of the filament when $V \downarrow$

-S~5mV/dec for AS-TFET at Vd=0.25V and 300K for several decades of Id S. Lim, IEDM 16

Conclusion

 We are facing many challenges, scaling, performance and power reduction which is one of the most important challenge for future nanoscale devices
 =>requires new physics and device structures using many novel materials
 =>will enable to continue scaling and performance/power improvement

• FD SOI, MG Devices

• F.Inv. MG Nanowires or UTB-2D (with Si, sSi, alternative channel / Ge, III-V, 2D/TMD, BP, HTJ...):

=> Best SCE, S, loff, Vdd, P, Emin for MOS-based architectures => Low power/high speed

• TFETs (MG, SOI, GOI, III-V, NW, Strain, HTJ, Grad, QW, 2D), Hybrid FETs:

=> Best Small Slope Switch up to now

=> BTBT, Fe, PC and AS materials or combination allows for **sub-60mV/dec S** (simulation + experimental results)

=> TFETs simulations show promise for very good S, substantial Vdd reduction and high Ion but technology boosters especially using new materials and devices and additional process improvements are needed to improve real device performance

=> Applications: very low power/low-medium speed, Analog/RF, Sensors.

Thank you for your attention!

Acknowledgements: H2020 NEREID CSA European Project Sinano Institute Members

Contact: balestra@minatec.grenoble-inp.fr

F. Balestra – NGC 2017

