

NanoCMOS and Tunnel FETs for the end of the Roadmap

NGC 2017

September 2017, Tomsk

Francis Balestra

Grenoble INP-Minatec / CNRS

Introduction: Challenges

We are facing **dramatic challenges** dealing with future nano-scale devices:

- *Performance*
- *Power consumption* ↑
- **Many new materials** and **device architectures** needed (transistors, memories)
- Device integration (2D, 3D)
- **Interconnects** (Traditional, Optical, RF, carbon/2D materials)
- Ultimate technological processes (EUV, immersion multiple patterning, multi ebeam, imprint lithography, self-assembly)
- **Novel functionalities** (sensing, EH, RF) using **nanodevices** and **nanomaterials**

=> needing **disruptive approaches especially new devices using innovative materials**

Big challenges to continue More's law:

Node-to-Node Transistor scaling:


- 50% area reduction
- 25% performance increase @ scaled V_{DD}
- 20% power reduction
- 30% cost reduction
 - every 2-3 years

⇒ Novel Lithography, Materials, Architectures, Physics, State variables...
using **green & sustainable technologies** / power_scarce & toxic materials


⇒ Several 10^9 devices/circuit in Electronics: complex

⇒ Human kind: 100×10^{12} Synapses/Bacteria in brain/gut: **extremely complex** (sustainability / link with toxicity)! **Very far from this performance/low power!**


Slowdown of Vdd scaling and increase of subthr. Leakage: => ↑ of dynamic and static power consumption



(P. Packan (Intel), 2007 IEDM Short Course)



Parallelism (multi-core) is a key technique to improve system performance under a power budget



Possible Solutions for ULP Systems

- Very big amount of exchanged and stored data
- Exponential ↑

=> Reduction of energy consumption : **main challenge for future electronic systems**

=> A number of innovations will be needed:

- transistor, memory, devices, interconnects technos
- circuit design techniques
- systems architectures
- embedded software

Possible solutions


- **Ex : Transistors** : energy consumption $\sim 10^4 kT$ today
=> limit $\sim kT$ (*landauer limit for irreversible switching*)

=> could be reached with nanodevices using **new physical concepts/materials/architectures** and technology breakthroughs

=> strong \downarrow static (**Ileakage**) and dynamic (CV^2) circuit consumption, with e.g.:

- electron transport (**FD-SOI, MG, Nanowires, CNT, TFET, FeFET...**)
- spin (*SpinFET...*)
- electromechanical properties (**NEMS...**)
- combination with **alternative materials: Ge, III-V, Fe, 1D, 2D...**

Nanoscale FET roadmap for low energy, scaling, high perf., new functionalities



Scalability for CMOS: Natural Length

$$\lambda_n \cong \sqrt{\frac{1}{n} \frac{\epsilon_{sc}}{\epsilon_{ox}}} | t_d t_{ox}$$

⇒ decrease: -**t_{ox}**

-**t_d** (depletion **width/Si film/NW**


diameter) -> SOI/FinFET/multi-gate/GAA/2D

-**ε_{sc}** (Si better / Perf. boosters **Ge and III-V**)


⇒ increase: -**ε_{ox}** (high k)

-**n** (number of gates)

Power challenge due to subthreshold slope limit and lower limit in energy per operation



CMOS has a fundamental lower limit in energy per operation due to subthreshold leakage



$$E_{min} \sim C \cdot S^2$$

$$V_{ddmin} \sim S$$

(Hanson, IEEE TED 2008)

Reducing threshold voltage by 60mV increases the leakage current (power) by ~10 times

Possible solutions for reducing Sub. Swing

-Solutions for reducing S:

$$S = \frac{\partial V_g}{\partial(\log I_d)} = \underbrace{\frac{\partial V_g}{\partial \psi_s}}_m \underbrace{\frac{\partial \psi_s}{\partial(\log I_D)}}_n = \left(1 + \frac{C_s}{C_{ins}}\right) \frac{kT}{q} \ln 10$$

m less than 1



n less than $(kT/q)\ln 10$

- ⇒ Decrease of the transistor body factor **m**: **UTB/MG/NW/CNT/Graphene/2D** ($m \sim 1$) or **$m < 1$: NC-FET with Fe materials, MEMS/NEMS ...**
- ⇒ Reduction of **n**: modification of the **carrier injection** mechanisms (or **low T°**):
I.I. (**high V**), **BTBT with novel materials ...**

Subthreshold swing of **FD SOI MOSFETs**

⇒ *Down to 60mV/dec for UTB at 300K*

1st deep depleted SOI MOSFET, F. Balestra, ESSDERC'1984 & SSE 1985 & PhD 1985, JP. Colinge EDL 1986




60 mV/dec numerical simulation (Balestra PhD'85)

60mV/dec experiment (Colinge EDL'86)

Impact of ultra-thin BOX on FD SOI DIBL and leakage


Channel thickness necessary to have a DIBL of 100mV/V as a function of channel length



[F.Andrieu et al., VLSI 2010]

Multi-gate for very low power and HP: Scaling (td, n), Power (S) & Performance (μ)

Very thin Si,
Ge or III-V film



High-k gate oxide
& metal stack

Double-
or multi-gate

Silicide Schottky
barriers


=> **Fully Inverted MOSFET** (Balestra EDL'87)

Subthreshold swing in double-gate SOI MOSFETs

E. Raully, SSE vol. 43, 1999.


Numerical simulation of subthreshold swing for various types of extremely thin ($t_{\text{si}} = 10 \text{ nm}$) SOI MOSFETs ($L_g = 0.05 \mu\text{m}$)

Single gate
($t_{\text{ox1}} = 3 \text{ nm}$ and $t_{\text{ox2}} = 0.38 \mu\text{m}$),
double gate
($t_{\text{ox1}} = t_{\text{ox2}} = 3 \text{ nm}$),
various dopings
($N_a = 10^{15} \text{ cm}^{-3}$ and $N_a = 5 \cdot 10^{17} \text{ cm}^{-3}$)




- Improvement of the swing :
- with reducing the Si film doping
 - with a back gate accumulation ($V_{g2} = -40 \text{ V}$)
 - for a double gate SOI MOSFET with volume inversion

DIBL versus device architecture: 1G, 2G





Comparison of S for sub-10nm L_g for:
Ω-gate sSi and InGaAs NW, GAA CNT (≠d), DG sSi UTB
Very good S down to 5nm L_g, but.... >60mV/dec !





(simul. M. Luisier, IEDM11):

Hybrid Si/TMD Using Solid CVD Few-Layer-MoS2 Stacking

Min-Cheng Chen, IEDM 2014



Si/MoS2/HfO2/TiN Hybrid **FinFET and NW**




$\mu \nearrow$ in Si/MoS₂ vs Si FinFET
(but need to be evaluated at given I_{off})

$I_d \nearrow$ in FinFET & NW for Si/MoS₂

MoS2 with 1G SOI and DG with 1-3 layers vs Si UTB DG MOSFETs (simul.)

W. Cao, IDEM 2014




Best S and DIBL for DG MoS2 (1L)

But similar as sSi Ω -gate NW with $d=3\text{nm}$

Also need good Nit control

Comparison of scaling limit for TMDs, Phosphorene/BP and Si

(Modeling, P. Zhao - IEDM'15)



L_{gmin} vs $T_{channel}$ for 2G Si ($\epsilon=12$), BP ($\epsilon=9$, $T_{ch}=0.3N$), TMDs ($\epsilon=4$, $T_{ch}=0.7N$)


=> Best for TMDs / BP

(N =nb of layers, $\epsilon_{ox}=4$)

(Rem: high effective mass along the channel for 2D materials => S-D tunneling could \downarrow / Si for sub-5nm L_g)

Mobility vs bandgap for various 2D materials and UTB semiconductors


(G. Fiori - IEDM'15)



$\mu \nearrow$ when bandgap \downarrow

BP good trade-off but many technological issues


Ab-initio simulation of 2D MOSFETs





Best I_{don} for Black Phosphorous (AC: transport parallel to the armchair configuration) for n and p devices compared to several TMD channels (no Rsd)

Bandgap engineering in 2D materials by Electric field: Graphene

(Experimental, T. Chu - IEDM'15)




Ion/Ioff and Bandgap \nearrow in
Bilayer Graphene Ribbon
(100nm) with transverse
Electric Field (front 7nm
HfO₂ and back gate)




Bandgap engineering in 2D materials by Electric field: TMDs


(Experimental, *T. Chu - IEDM'15*)





Bandgap and $I_{on}/I_{off} \downarrow$ when
 $V_{gb} \nearrow$ for Bilayer MoS₂
inducing a Semi-Metallic state



Example: Sn NW (Ab-initio simulations)



$L = 2.3 \text{ nm}$, $\phi = 1 \text{ nm}$
Subthreshold Slope = 72 mV/dec
 $I_{\text{on}} = 3000 \mu\text{A}/\mu\text{m}$ @ $V_{\text{DS}} = 250 \text{ mV}$



- ⇒ No doping in channel and S/D
- ⇒ Very good result but very small d needed < 2 nm for same E_g as Si (similar as graphene nanoribbon)
- ⇒ Need very good d control (variability)

Solutions for reduction of S below 60mV/dec

-Strong reduction in V_{dd} and E_{min} possible using **new physics/materials/devices** with **sub-60mV/dec subthreshold swing** (*limit of MOSFETs at RT*):




⇒ **Energy filtering**: *Tunnel FET* (MOS- NW- CNT- or Graphene-based): BtB tunneling to filter energy distribution of electrons in the source (cuts off the high energy $e/Boltzmann$ tail resp. for 60mV/dec): **PB** => **Ion**

⇒ **Internal voltage Step-up**: *Ferroelectric gate FET* (inducing a negative capacitance to amplify the change in channel potential induced by the gate): **PB** => **long switching times**

⇒ **NEMS/NEMFET/relay**: **PB** => **voltage scaling, reliability**

⇒ **Hybrid devices**: Fe TFETs, Phase Change materials, Atom Scale filament...

The quasi-ideal switch



- *Quasi-ideal binary switch:*

- 2 stable states (off, on)
- I_{on} : as high as possible
- I_{off} : as low as possible
- abrupt swing (mV/decade)
- very fast (<ns)

Small swing switch best parameters

To outperform CMOS:

- I_{on} : range of hundreds of μA

- S_{avg} far below 60mV/dec for at least 4-5 decades of I_d

- $I_{on}/I_{off} > 10^5$

- $V_{dd} < 0.5V$


Reduction of S below 60mV/dec: Very promising => *TFETs*

- Very promising ones, **TFETs**, use **gate-controlled pin structures** with carriers tunneling through the barrier and not flowing over:
- => **Interband tunnelling** in heavily-doped p+n+ junction with a control of band bending with V_g and a reversed bias p-i-n
- => *Ambipolar effect* has to be suppressed by assymetry in the doping level or profile, or the use of heterostructures

Tunnel FET



OFF-state

- $V_d = \text{positive}$
- $V_g = 0$
- **no current flows**




ON-state

- $V_d = \text{positive}$
- $V_g = \text{positive}$
- **barrier thin, current flows**




Tunnel FET


- **Opportunities:** reduce by decades standby power
- **Challenges** for Tunnel FETs:
 - bandgap engineering
 - *on-state* performance improvement needed
 - exploitation of innovative (nano)structures



Major parameter for BTBT: Transmission probability




$$I_{BTB} \propto T_{WKB} \approx \exp\left(-\frac{4\lambda\sqrt{2m^*}E_g^{1.5}}{3\eta(\Delta\Phi + E_g)}\right)$$




Parameter	Means of improvement
m^*	Small effective tunnel mass, SiGe, III-V, CNT
E_g	Source in SiGe, III-V heterostructures, strain, CNT
λ	3D geometry (wrap gate), high-k gate dielectric, thin gate dielectric

Tunnel FET on Si, SGOI, GOI

$S=42\text{mV/Dec}$, $I_{\text{off}} < 0.1\text{pA}$, but $I_{\text{on}} < 0.1\mu\text{A}$ at $V_d=1\text{V}$ (exp.)



$I_D(V_G)$ characteristics of a $L_G=100\text{nm}$ SOI TFET in p (left) and n (right) channel operation modes ($t_{\text{Si}}=20\text{nm}$; P30: pLDD, 30nm 2nd spacers). Local subthreshold slope at low as 42mV/dec is measured. We define V_{BTBT} as the voltage at which band to band tunneling occurs.




Extracted TFET ON current (at $V_{\text{DS}} = \pm 0.8\text{V}$, $V_{\text{GS}} = \pm 2\text{V}$) for 400nm gate length TFETs on $\text{Si}_{1-x}\text{Ge}_x\text{OI}$ ($x_{\text{Ge}} = 0-15-30\%$, $t_{\text{SiGe}}=20\text{nm}$), and GeOI ($t_{\text{Ge}}=60\text{nm}$) substrates (in p & n modes).



(F. Mayer et al, IEDM 2008)

III-V channel TFETs

- * **InAs TFETs (SG, DG, GAA NW):** small bandgap and electron-hole effective masses inducing BTBT ($V_g=V_d=0.2V$) (*M. Luisier EDL 2009, Simul.*) :




InAs NW TFETs



F. Conzatti
IEDM 2011
(3D quantum
transport
simulation)

Subthreshold swing vs gate length for GAA InAs Nanowire TFETs for various wire diameters obtained by quantum simulation

Comparison of all III-V TFET architectures



⇒ **QW-TFET best performance (InAs-GaSb-InAs Quantum Well)**



-Graded source H-TFET with $T_{grad}=5nm$

-Quantum well TFET with $T_{well}=3nm$

$D_w=5nm$, $L_g=17nm$, I_{on} at $I_{off}=5nA/\mu m$

2D/WTe2 TFET

(Ab-initio quantum simulation, X.-W. Jiang - IEDM'15)



Best results for TMD layers obtained with **WTe2 TFET** for HP and LOP applications


$V_d = 0.5\text{V}$, S/D doping 10^{13}cm^{-2}

Performance for $L_g = 7\text{nm}$ close to ITRS HP 2024 requirement

Ioff degradation for $L_g < 5\text{nm}$

Comparison of Homojunction and heterojunction 2D TFET



(NEGF quantum simulation, *W. Cao - IEDM'15*)



Best results for
Heterojunction
WTe2-MoS2 TFET

2D (MoS2-WTe2) TFET

(Quantum simulation, J. Cao- IEDM'15)




Intrinsic switching energy vs Switching time for various devices : CMOS, TFET (InAs and InAs/GaSb) and **2D TFET MoS2-WTe2 (best results)**

Front and back SiO2, 0.35nm gap with $\epsilon=1$, chemically doped MoS2 ($4 \cdot 10^{12} \text{cm}^{-2}$) and electrostatically doped WTe2 with Vbg




Comparison TFET experimental results (<2016)

H. Lu, J. Electr. Dev.Soc. 2014



$\Rightarrow S < 60 \text{ mV/dec}$ for $I_d < 10 \text{ nA}/\mu\text{m}$


Vertical InAs/GaAsSb/GaSb NW TFET




- I_{60} is $0.056 \mu\text{A}/\mu\text{m}$ and **$0.31 \mu\text{A}/\mu\text{m}$**
at $V_{DS} = 0.1$ and **0.3 V** (record exp.)

- $S_{\text{min}} \sim 50 \text{ mV/dec}$ at 300 K



-Best I_{on} for $V_g < 0.25 \text{ V}$
($d=20 \text{ nm}$, $L_g \sim 100 \text{ nm}$)



Hybrid device: TFET-FeFET



(a) Transfer characteristic (b) Output characteristic of NC-HTFET. The subthreshold swing is improved significantly with NC. The current of NC-HTFET shows the enhancement with larger V_{GS} . Note that both HTFET and NC-HTFET are the same devices for comparison.





Transconductance (g_m) vs. V_{GS} . The peak g_m is enhanced 118% by the NC integration.

M.H. Lee, IEDM'2013

Hybrid device: Fe FinFET



(K.-S. Li - IEDM'15)



SS ↓ for Fe FinFET / FinFET



Fe material : $\text{Hf}_{0.42}\text{Zr}_{0.58}\text{O}_2$

Hybrid device: 3D simulation of NC FinFET / FinFET






$S \downarrow$ when $L_g \downarrow$ for NC-FinFET with Internal Metal Gate due to reduced DIBL

Hybrid device: Phase-Change Tunnel FET



$S \sim 4 \text{ mV/dec}$ for the PC-TFET at 300K for 3 decades of I_d with vanadium dioxide exhibiting a metal-insulator transition by electrical excitation

Hybrid device: Atom-Scale metal filament MOSFET



- Metal filament (Ag, Cu) formed in Si at the Drain with a sufficient V ; breakdown of the filament when $V \downarrow$
- $S \sim 5mV/dec$ for AS-TFET at $V_d=0.25V$ and 300K for several decades of I_d

Conclusion

- We are facing many challenges, scaling, performance and power reduction which is one of the most important challenge for future nanoscale devices
 - =>requires **new physics and device structures using many novel materials**
 - =>will enable to continue scaling and performance/power improvement
- **FD SOI, MG Devices**
- **F.Inv. MG Nanowires or UTB-2D** (with Si, sSi, alternative channel / Ge, III-V, 2D/TMD, BP, HTJ...):
 - => *Best SCE, S, I_{off}, V_{dd}, P, E_{min} for MOS-based architectures => **Low power/high speed***
- **TFETs** (MG, SOI, GOI, III-V, NW, Strain, HTJ, Grad, QW, 2D), **Hybrid FETs**:
 - => **Best Small Slope Switch** up to now
 - => BTBT, Fe, PC and AS materials or combination allows for **sub-60mV/dec S** (simulation + experimental results)
 - => **TFETs** simulations show promise for very good S, substantial V_{dd} reduction and high I_{on} but technology boosters especially **using new materials and devices** and **additional process improvements are needed to improve real device performance**
 - => **Applications:** *very low power/low-medium speed, Analog/RF, Sensors..*

Thank you for your attention!

Acknowledgements:

H2020 NEREID CSA European Project

Sinano Institute Members

Contact: balestra@minatec.grenoble-inp.fr