
#### 

### RUSTEC'2020

### AMD ROCm<sup>™</sup> and Radeon Instinct<sup>™</sup>: A Platform for High Performance Computing and Machine Intelligence

Timour Paltashev, D.Tech.Sci. RTG MLSE, Senior Manager

October 2020
AMD PUBLIC




#### **Cautionary Statement**

This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) including, but not limited to the features, functionality, availability, timing, expectations and expected benefits of AMD's products, which are made pursuant to the Safe Harbor provisions of the Private Securities Litigation Reform Act of 1995. Forward-looking statements are commonly identified by words such as "would," "may," "expects," "believes," "plans," "intends," "projects" and other terms with similar meaning. Investors are cautioned that the forward-looking statements in this presentation are based on current beliefs, assumptions and expectations, speak only as of the date of this presentation and involve risks and uncertainties that could cause actual results to differ materially from current expectations. Such statements are subject to certain known and unknown risks and uncertainties, many of which are difficult to predict and generally beyond AMD's control, that could cause actual results and other future events to differ materially from those expressed in, or implied or projected by, the forward-looking information and statements. Investors are urged to review in detail the risks and uncertainties in AMD's Securities and Exchange Commission filings, including but not limited to AMD's Quarterly Report on Form 10-Q for the quarter ended June 27, 2020.

### **Differentiated Strategy**

**Optimal Efficiency Through Domain-Specific Optimizations** 



Real-Time Rendering (Frames/Sec)

High-Performance Compute (Flops/Sec)



### AMD EPYC<sup>™</sup> CPUs & Radeon Instinct<sup>™</sup> GPUs Leading The Exascale Era



Expected to be More Powerful than Today's 200 Fastest Supercomputers Combined AMD Shipments in 2022



## AMD CDNA Architecture Compute DNA for the Data Center

Performance Accelerate ML/HPC with Compute/Tensor OPS

#### Efficiency

Help Reduce TCO with High Perf-per-Watt


#### **Features** Enhance Enterprise RAS, Security and Virtualization

Scalability Scale Performance with AMD Infinity Architecture

## What is ROCm<sup>™</sup>?

An <u>Open</u> Software Platform for GPU-accelerated Computing

# AMDA ROCM



## **Data Center Software Evolution**

Steady Progress and Growing Ecosystem Support

DNCm

Applications	HPC Apps		Mt Frameworks		Applications	HPC Apps		ML Frameworks		Applications HPC Appr		Appr	ML Frameworks	
Cluster Deployment	Singularity	SLURM	Docker	Kubernetes	Cluster Deployment	Singularity	SLURM	Docker	Kubernetes	Cluster Deployment	Singularity	SLURM	Docker	Kubernetes
Tools	Debugger	Profiler, Tracer	System Valid.	System Mgmt.	Tools	Debugger	Profiler, Tracer	System Valid.	System Mgmt.	Tools	Debugger	Profiler, Tracer	System Valid.	System Mgmt.
Portability Frameworks	Keldus	RAJA	GridTools	ONNX	Portability Frameworks	Kokkos	RAJA	GridTools	ONNX	Portability Frameworks	Kaikas	RAIA	GridTeels	ONNK
Math Libraries	RNG, FFT	Sparse	IILAS, Eigen	MiOpen	Math Libraries	RNG, FFT	Sparse	BLAS, Eigen	MIOpen	Math Libraries	RNG, FFT	Sparse	BLAS, Eigen	MIDpen
Scale-Out Comm. Libraries	OpenMPt	UCX	мрісн	RCCL	Scale-Out Comm. Libraries	OpenMPI	UCX	МРІСН	RCCL	Scale-Out Comm. Libraries	OpenMP1	ucx	MPICH	RCCL
Programming Models	OpenMP	HIP	OpenO.**	Python	Programming Models	OpenMP	HIP	OpenCL™	Python	Programming Models	OpenMP		ОренС."	Python
Processors	CPU + GPU			Processors	CPU + GPU			Processors	CPU+GPU					

#### 2019: AMD ROCm<sup>™</sup> 3.0 Platform

Focused on Machine Learning

#### 2020 Plan: AMD ROCm<sup>™</sup> 4.0 Platform

**Complete Exascale Solution for ML/HPC** 



2018: AMD ROCm<sup>™</sup> 2.0 Platform

**Building the Foundation** 



## **Machine Intelligence**


	ruck car c car car car car	1         0         1         1         7	
Natural Language Processing	Image Recognition	Recommendation Engines	Industrial Automation

Revolutionizing Applications in Every Field

Exponentially Growing Demands for Performance AMD Champions Open Source Solutions

### AMD CPU + GPU + SW Advantages Driving High-performance Computing Leadership

- Fully Integrated CPU and GPU Systems and Unified Tools
- Infinity Architecture for Bandwidth and Coherency
- Open Source Software
   Optimized for Performance




Testing Conducted by AMD performance lab as of 11-10-2019 using NAMD 2.13, STMV 1M Atom benchmark. Best-in-class based on industry-standard pin-based (LGA) X86

9 | RUSTEC'2020 – AMD Radeon Instinct and ROCm: Platform for HES and Mbrill of the RADE (2020)



### **HIP: Multi-Platform Capability for TCO Optimization**

Easy to Deploy Porting Capability



### Fast-Growing ROCm<sup>™</sup> Ecosystem



Containers



Sylabs Singularity







#### kubernetes

**Container Orchestration** 



Performance Profiling & System Tracer via PAPI



Eclipse C/C++ Development Tooling Based on ROC-GDB



Upstream ML Frameworks




Exascale Tools, Programming Models and Applications

#### **Docker**®

#### Set permissions and add user to docker group

⊿ groups

- # identify the groups member
- ✓ sudo usermod -a -G docker \$LOGNAME
- ▲ ROCm<sup>™</sup> Docker Hub
  - <u>https://hub.docker.com/u/rocm/</u>
- Run Docker Image
- docker run -it --network=host --device=/dev/kfd --device=/dev/dri --group-add video --cap-add=SYS\_PTRACE --security-opt seccomp=unconfined -v /home/user:/home/user rocm/dev-ubuntu-18.04 bash
- ▲ Show running image
  - docker image Is
- ▲ Save container to your own image
  - Run docker commit on another terminal window
  - docker commit <container id> <my\_docker\_image>



### **Machine Learning Models**

Deployable Today with Continuous Optimizations

Image	Object Detection	Neural Machine	Reinforcement	Recommender	Generative
Classification		Translation	Learning	Systems	Models
<ul> <li>ResNet50/101</li> <li>ResNet152</li> <li>Inception3/4</li> <li>VGG16/19</li> <li>ShuffleNet</li> <li>MobileNet</li> <li>DenseNet</li> <li>AlexNet</li> <li>SqueezeNet</li> <li>GoogleNet</li> <li>ResNext101</li> </ul>	<ul> <li>Faster-RCNN- ResNet50</li> <li>Mask-RCNN- ResNet50</li> <li>SSD-Resnet50</li> </ul>	<ul> <li>GNMT: LSTMs</li> <li>Translate: LSTMs</li> <li>BERT: Transformer</li> <li>GPT-2: Transformer</li> </ul>	<ul> <li>Atari</li> <li>Cart_Pole</li> <li>VizDoom</li> </ul>	• DLRM	<ul> <li>DCGAN</li> <li>Fast Neural Style Transfer</li> </ul>

### AMD GPU

### **Compilers:**

C/C++

The GCN ISA is free and open! https://developer.amd.com/resources/developer-guides-manuals/

#### HIP (hip-clang)

- HIP (Heterogeneous Interface for Portability) is an interface that provides similar functionality to CUDA API
- Compiles HIP code and emits AMDGCN into binary
- hipcc -> hip-clang -> amdgcn
- Compiles to NVIDIA GPU with NVCC & its tool chain
- ▲ All the x86 pieces are dealt with in the same way

#### **AOMP (AMD OpenMP Compiler)**

- ▲ Compiles C/C++ code with OpenMP "target" pragmas
- Links with libomptarget to produce a binary that can offload work to the GPU

#### OpenCL™

Khronos Industry Standard accelerator language

### AMD GPU

### **Compilers:**

Fortran

#### **OpenMP**

- Support OpenMP 4.5+ target offload from FORTRAN with two open source options:
- ▲ F18 based on LLVM
- ▲ gfortran

#### HIP

- Offload kernels to GPU using Fortran 2003 C-binding
- ▲ hipfort project (in plan) to ease the wrap of GPU libraries

#### **Frontier**

See Frontier spec sheet for what is expected to be supported: <u>https://www.olcf.ornl.gov/wp-</u> <u>content/uploads/2019/05/frontier\_specsheet.pdf</u>

# GPU Compilers

### **Under Development:**

### OpenACC

#### **Mentor Graphics**

Has built GCC backend supporting the AMDGCN ISA

#### GCC


- OpenACC v2.6 is implemented in gcc and gfortran
- Mentor released updated compiler May 2020
- Optimizations and bug fixes ongoing target Nov 2020 release

#### LLVM

The Clacc project implements OpenACC in clang and can convert to OpenMP <u>https://csmd.ornl.gov/project/clacc</u>

### **Unified CPU & GPU Debugger**

**Easily Integrated with Industry Standard Tools** 



| RUSTEC'2020 – AMD Radeon Instinct and ROCm: Platform for HPC and MI – October 2020

and and the state of w mail in untr w w mail in untr w w add untr w64 w

¥2. 118. 12

IblockIds, a \* blockDum a +

1001 00

12.46

0x7ffee2800000 : 0x7FFEE280

0096177EX2809010 = ORDETTERS INCOME.

0000/777552000654 20

BRRATFFEE2808668 24

DADATTIES DOODTS 24 000011FEE2000000 .... ADDRESS TRADADOR ......

0006777222000030

ODANTS PET 14

#### ROCgdb

- ROCgdb is the ROCm source-level debugger for Linux
- ROCgdb is based on GDB, the GNU source-level debugger
  - https://github.com/ROCm-Developer-Tools/ROCgdb
- Compile executable using hipcc with "--ggdb"
- ROCgdb location:
  - /opt/rocm/bin/rocgdb
- ▲ To debug an executable
  - ⊿ rocgdb \$EXE

#### ▲ To attach to a running process


▲ rocgdb -p <pid>


#### (gdb) where

- #0 0x000014825547ce57 in sched\_yield () from /lib/x86\_64-linux-gnu/libc.so.6
- #1 0x00001482771954ad in amd::Event::awaitCompletion() () from /opt/rocm/hip/lib/libamdhip64.so.3
- #2 0x00001482770ebc2d in ihipMemcpy(void\*, void const\*, unsigned long, hipMemcpyKind, amd::HostQueue&, bool) ()
   from /opt/rocm/hip/lib/libamdhip64.so.3
- #3 0x00001482770ec127 in hipMemcpy () from /opt/rocm/hip/lib/libamdhip64.so.3
- #4 0x000000000409b08 in HPL\_pdlange (GRID=<optimized out>, GRID@entry=0x7ffffcdf8770, NORM=<optimized out>, NORM@entry=HPL\_NORM\_1, M=<optimized out>, M@entry=45000, N=<optimized out>, N@entry=45000, NB=<optimized out>, NB@entry=384, A=<optimized out>, LDA=<optimized out>) at ../HPL\_pdlange.cpp:302
- #5 0x0000000004070ce in HPL\_pdtest (TEST=TEST@entry=0x7ffffcdf8700, GRID=GRID@entry=0x7ffffcdf8770, ALGO=ALGO@entry=0x7ffffcdf8730, N=45000, NB=384) at ../HPL\_pdtest.c:376
- #6 0x00000000000402b33 in main (ARGC=<optimized out>, ARGV=<optimized out>) at ../HPL pddriver.c:227

### **ROC-Profiler / Tracer**

**Easily Integrated with Industry Standard Tools** 





#### rocprof

- ▲ rocprof is the AMD GPU profiler library
- It profiles with perf-counters and derived metrics
- ▲ To run rocprof to generate a kernel profile (text)
  - ▲ rocprof --obj-tracking on --stats \$EXE
  - The default results.stats.csv will be generated
  - Comma-separated list of kernel activities

Name", "Calls", "TotalDurationNs", "AverageNs", "Percentage"
KernelExecution, 1614, 473635087, 293454, 70. 2867228678686
"If\_triplet\_seeding::lf\_triplet\_seeding(lf\_triplet\_seeding::Parameters, LookingF
orward::Constants const\*)", 27, 57000230, 211119, 8. 458746996112579
"velo\_search\_by\_triplet::velo\_search\_by\_triplet(velo\_search\_by\_triplet::Paramete
rs, VeloGeometry const\*)", 20, 27701080, 1385054, 4. 110797925535989
"velo\_calculate\_phi\_and\_sort::velo\_calculate\_phi\_and\_sort(velo\_calculate\_phi\_and\_sort::Parameters)", 15, 11600465, 773364, 1. 721491272443271

#### Run rocprof to generate a trace file

- ▲ rocprof --obj-tracking on --sys-trace \$EXE
- ▲ Start Google Chrome
- ▲ Type chrome://tracing

← → C ☆ © Chrome | chrome://tracing Record Save Load ^\_^

- Load (or Drag and Drop) the JSON file to view
- <u>https://github.com/ROCm-Developer-</u>
- 20 | RUSTEC 2020 AMP Radeon instinct and ROCm: Platform for HPC and MI October 2020

Record Save Load results joon	jue per pe	Flow events Processes	M View Option	4	x 3
		1.707 ms			
<ul> <li>COPY (pid 1)</li> </ul>	A CONTRACTOR OF CONTRACTOR	- All Marketon	17	- 4.20 - 20.00	Χ.
* 0	CopyContecTedTences	Car/Onco/DOnine		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
+ CPU HIP API (aid 3) 69055	)				
69063	TAR WEINER				
69064	1	1.00.000 protocological		1	
	Patter Contractor				a second second
69065	And an and a second sec				
69066	And a star star star			1	
- CPU HSA API (pid 3) • 69055					×
• 69060	1				
• 69063		reconstruction capacities	1	11 1 199	100 E
69064	discussion of the second second		1		
69065				11 10 10 10 10 10 10 10 10 10 10 10 10 1	and the second
69066			1	107 11	101100
<ul> <li>69070</li> </ul>	INCOMPANY AND INCOMPANY				
• 09010	and the state of t			1.500.2	11
• 69071	TRANSPOLANT CONTRACTS	THE STREAM AND SOMETH	1110	1000	I PARTE
	X				
• 69072	and the second s			1	111
• 69073	intata automore 🛛			1000	
69074		nave netretarian period	11000	CHILDRED H	
+ GPU0 (pid 8)					×
• 0	Aristiaute 1	al parant partament di barran partamente, parta partamente Paranament UT.		1.1	PR 8
4 items selected. Sices (2) Fi	low Events (2)				
Name *		Wall Duration	* Self time *	Event(s) 1	Jinko -
ut search windows ut search windows/ut hip, sunch Kemel 4.	search unindows Parameters UTMachet	Too? float const: unsidnest nt const: float const:) 9, 1707 0.010			NR 252
Totals		1.717		Preceding events	events of various type events of various type
Selection start					events of various lives
Selection extent					
1 E.					

--obj-tracking <on|off> - to turn on/off kernels code objects tracking [off] To support V3 code object

--stats - generating kernel execution stats, file <output name>.stats.csv

--roctx-trace - to enable rocTX application code annotation trace, "Markers and Ranges" JSON trace section. --hip-trace - to trace HIP, generates API execution stats and JSON file chrome-tracing compatible --hsa-trace - to trace HSA, generates API execution stats and JSON file chrome-tracing compatible --sys-trace - to trace HIP/HSA APIs and GPU activity, generates stats and JSON trace chrome-tracing compatible '--hsa-trace' can be used in addition to select activity tracing from HSA (ROCr runtime) level --kfd-trace - to trace KFD, generates KFD Thunk API execution stats and JSON file chrome-tracing compatible Generated files: <output name>.<domain>\_stats.txt <output name>.json



#### Visit AMD.com/ROCm

Link to more training information:

https://community.amd.com/community/radeon-instinct-accelerators/blog/



# Thank You!

# Questions?

© Copyright Advanced Micro Devices, Inc, All rights reserved.

#### **Disclaimers and Attributions**

The information contained herein is for informational purposes only, and is subject to change without notice. Timelines, roadmaps, and/or product release dates shown in these slides are plans only and subject to change. "Polaris", "Vega", "Radeon Vega", "Navi", "Zen" and "Naples" are codenames for AMD architectures, and are not product names.

While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

©2020 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, EPYC, ROCm, RDNA, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.